Small Architecture Of The Perun Supercomputer